[hpsdr] Bit Serial FIR in FPGA

[Warren Walsh]

Phil, and the group

With the amount of multipliers available in todays FPGA's, I'm curious as to
why a Bit Serial Fir Filter?

73
Warren - K2BM

On 3/20/07, Philip Covington <p.covington at gmail.com> wrote:
>
> ***** High Performance Software Defined Radio Discussion List *****
>
> Hi all,
>
> Are there anyone on the mailing list who has experience in writing a
> bit serial FIR filters in verilog or vhdl?
>
> 73 Phil N8VB
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.openhpsdr.org/pipermail/hpsdr-openhpsdr.org/attachments/20070320/e2cd9a47/attachment-0004.htm>