[hpsdr] Penelope - Verilog block diagram

Paul Fletcher paul at melreed.demon.co.uk
Sat Mar 31 23:07:12 PDT 2007


Phil,

I would not only say this is useful but a necessity. Any kind of pictorial
representation is worth far more than mere words (any old sayings spring to
mind!)

Regards,
Paul M1PAF

-----Original Message-----
From: hpsdr-bounces at hpsdr.org [mailto:hpsdr-bounces at hpsdr.org] On Behalf Of
Phil Harman
Sent: 01 April 2007 06:30
To: 'High Performance Software Defined Radio Discussion List'
Subject: [hpsdr] Penelope - Verilog block diagram

***** High Performance Software Defined Radio Discussion List *****

I've upload a block diagram to the Wiki of the Verilog code that I am 
developing for  Penelope.
Having not documented like this before I would appreciate feedback on how 
useful such diagrams will be to those that may wish to understand, or modify

the code themselves, later on.

< 
http://hpsdr.org/wiki/index.php?title=PENELOPE#PENELOPE_-_Companion_Exciter_
to_Mercury >

The code is still under development and will be in  SVN ASAP.

73's Phil...VK6APH




_______________________________________________
HPSDR Discussion List
To post msg: hpsdr at hpsdr.org
Subscription help: http://lists.hpsdr.org/listinfo.cgi/hpsdr-hpsdr.org
HPSDR web page: http://hpsdr.org
Archives: http://lists.hpsdr.org/pipermail/hpsdr-hpsdr.org/



 1175407632.0


More information about the Hpsdr mailing list