<HTML><HEAD></HEAD>
<BODY dir=ltr>
<DIV dir=ltr>
<DIV style="FONT-SIZE: 10pt; FONT-FAMILY: 'Arial'; COLOR: #000000">
<DIV>Thank you for your concerns Graham. Laying out what is expected is
always a good thing!</DIV>
<DIV>I would welcome others to check out the RP. I’ve been playing with
one for over six months now, and am still impressed with the cost vs abilities
as an SDR. It’s not a Hermes-killer, but I don’t expect it to be.</DIV>
<DIV> </DIV>
<DIV>As regards to point 2, it already has Nyquist filters that unfortunately
limit the RP to about 50MHz (I’ve checked). I would like to bypass them
for subsampling.</DIV>
<DIV> </DIV>
<DIV>Pavel is handling the 125 MHz vs 122.88 MHz by resampling. He was
going to try the CIC filter up/down resampling, I don’t know what the latest
is. I’m more of the opinion that the oscillator should be changed out, but
doing that may be beyond some amateur’s abilities.</DIV>
<DIV> </DIV>
<DIV>I believe it is an eight-layer board. This thing was designed by some
smart guys playing with particle accelerators. I don’t really buy into the
“lab instrument” usage, due to the rather poor software (so far) and lack of
front-end attenuators/amplifiers.</DIV>
<DIV> </DIV>
<DIV>As Helmut pointed out, the RP is also supported for the HPSDR version of
PowerSDR.</DIV>
<DIV> </DIV>
<DIV>How does the HiQSDR, SDR-IQ, and Hermes-Lite fit into the competitive
receiver-exciter domain? If they are “acceptable”, I think the RP is
pretty close to them. (I’m really asking to get a better feel for where it
should fit in the SDR world. I don’t intend to be frivolous)</DIV>
<DIV>73, Terry, N4TLF </DIV>
<DIV> </DIV>
<DIV
style='FONT-SIZE: small; TEXT-DECORATION: none; FONT-FAMILY: "Calibri"; FONT-WEIGHT: normal; COLOR: #000000; FONT-STYLE: normal; DISPLAY: inline'>
<DIV style="FONT: 10pt tahoma">
<DIV><FONT face=Arial></FONT> </DIV>
<DIV style="BACKGROUND: #f5f5f5">
<DIV style="font-color: black"><B>From:</B> <A title=ke9h.graham@gmail.com
href="mailto:ke9h.graham@gmail.com">Graham / KE9H</A> </DIV>
<DIV><B>Sent:</B> Thursday, December 17, 2015 7:18 PM</DIV>
<DIV><B>To:</B> <A title=dc6ny@gmx.de href="mailto:dc6ny@gmx.de">Helmut</A>
</DIV>
<DIV><B>Cc:</B> <A title=tfox@knology.net href="mailto:tfox@knology.net">Terry
Fox</A> ; <A title=hpsdr@lists.openhpsdr.org
href="mailto:hpsdr@lists.openhpsdr.org">HPSDR</A> </DIV>
<DIV><B>Subject:</B> Re: [hpsdr] FW: SBC Inforce 6410</DIV></DIV></DIV>
<DIV> </DIV></DIV>
<DIV
style='FONT-SIZE: small; TEXT-DECORATION: none; FONT-FAMILY: "Calibri"; FONT-WEIGHT: normal; COLOR: #000000; FONT-STYLE: normal; DISPLAY: inline'>
<DIV dir=ltr>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>I agree that the Red Pitaya is a great price for a flexible piece of test
equipment.<BR></DIV>
<DIV>And it might be a great starting point for a low cost transceiver, but I
don't know yet.<BR></DIV>
<DIV>I would like the receiver to get all of the performance it could, out of
that A->D converter.<BR></DIV>
<DIV> </DIV>To be a competitive receiver-exciter, I am concerned
about<BR></DIV>1.) The loss in input NF because of the oscilloscope input versus
a properly designed 50 Ohm input.<BR></DIV>
<DIV>2.) Lack of appropriate Nyquist filters.<BR></DIV>3.) The poor frequency
stability of the on-board sampling clock.<BR></DIV>4.) The poor phase noise
performance of the on-board sampling clock.<BR></DIV>5.) Moving the sampling
clock to the telecom frequency ladder, ie., 122.88 MHz<BR><BR></DIV>I don't know
that all of these are issues, just what I am worried about, and would need to
verify/test.<BR></DIV>
<DIV>I am making assumptions as to how they implemented the oscilloscope inputs,
and could easily be wrong.<BR><BR></DIV>
<DIV>When I say poor, I don't mean that the Red Pitaya is not good for its
intended purpose, which I am<BR></DIV>
<DIV>sure that it is, but poor relative to the performance I personally expect
out of an SDR.<BR><BR></DIV>
<DIV>It might be possible to hack in a different front end connection to deal
with (1 and 2).<BR><BR></DIV>It might be possible to hack in a better external
sampling reference clock, that would deal with (3, 4, and 5).<BR><BR></DIV>I am
sure that you would need at least 6 layer board, maybe 8 layers to interface to
the Zync BGA, so<BR></DIV>a re-layout would not be trivial.<BR><BR></DIV>I am
very interested in what Terry finds out about the LF
spurs.<BR><BR></DIV>Thanks,<BR></DIV>--- Graham<BR><BR>==<BR>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV>
<DIV><BR><BR></DIV></DIV></DIV></DIV></DIV></DIV></DIV>
<DIV class=gmail_extra> </DIV></DIV></DIV></DIV></DIV></BODY></HTML>