<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40"><head><meta http-equiv=Content-Type content="text/html; charset=utf-8"><meta name=Generator content="Microsoft Word 15 (filtered medium)"><style><!--
/* Font Definitions */
@font-face
        {font-family:Wingdings;
        panose-1:5 0 0 0 0 0 0 0 0 0;}
@font-face
        {font-family:"Cambria Math";
        panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
        {font-family:Calibri;
        panose-1:2 15 5 2 2 2 4 3 2 4;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
        {margin:0cm;
        margin-bottom:.0001pt;
        font-size:12.0pt;
        font-family:"Times New Roman",serif;}
a:link, span.MsoHyperlink
        {mso-style-priority:99;
        color:blue;
        text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
        {mso-style-priority:99;
        color:purple;
        text-decoration:underline;}
span.EmailStyle17
        {mso-style-type:personal-reply;
        font-family:"Calibri",sans-serif;
        color:#1F497D;}
.MsoChpDefault
        {mso-style-type:export-only;
        font-family:"Calibri",sans-serif;
        mso-fareast-language:EN-US;}
@page WordSection1
        {size:612.0pt 792.0pt;
        margin:72.0pt 72.0pt 72.0pt 72.0pt;}
div.WordSection1
        {page:WordSection1;}
--></style><!--[if gte mso 9]><xml>
<o:shapedefaults v:ext="edit" spidmax="1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext="edit">
<o:idmap v:ext="edit" data="1" />
</o:shapelayout></xml><![endif]--></head><body lang=EN-GB link=blue vlink=purple><div class=WordSection1><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'>Hi John<o:p></o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'><o:p> </o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'>OK, that must have been the cheap one </span><span style='font-size:11.0pt;font-family:Wingdings;color:#1F497D;mso-fareast-language:EN-US'>J</span><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'><o:p></o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'><o:p> </o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'>They would be interesting though!<o:p></o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'><o:p> </o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'>There is a lot of processing in any of the Ultrascale+ Zynqs. But getting an embedded board with desktop Ubuntu is a problem – they just don’t seem to be pitched into markets that need that. <o:p></o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'><o:p> </o:p></span></p><div style='mso-element:para-border-div;border:none;border-bottom:solid windowtext 1.5pt;padding:0cm 0cm 1.0pt 0cm'><p class=MsoNormal style='border:none;padding:0cm'><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D'><o:p> </o:p></span></p></div><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D'><o:p> </o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D'>Laurence Barker<o:p></o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D'><o:p> </o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D'>laurence@nicklebyhouse.co.uk<o:p></o:p></span></p><p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri",sans-serif;color:#1F497D;mso-fareast-language:EN-US'><o:p> </o:p></span></p><p class=MsoNormal><b><span lang=EN-US style='font-size:11.0pt;font-family:"Calibri",sans-serif'>From:</span></b><span lang=EN-US style='font-size:11.0pt;font-family:"Calibri",sans-serif'> John Melton [mailto:john.d.melton@googlemail.com] <br><b>Sent:</b> 03 July 2020 09:39<br><b>To:</b> Laurence Barker <laurence@nicklebyhouse.co.uk><br><b>Cc:</b> John C. Westmoreland, P.E. <john@westmorelandengineering.com>; HPSDR <hpsdr@openhpsdr.org><br><b>Subject:</b> Re: [hpsdr] Xilinx Zynq Ultrascale+ Includes RFSoC<o:p></o:p></span></p><p class=MsoNormal><o:p> </o:p></p><div><p class=MsoNormal>Hi Laurence,<o:p></o:p></p><div><p class=MsoNormal><o:p> </o:p></p></div><div><p class=MsoNormal>After your presentation I had a look at these and the evaluation boards start at about £9000.<o:p></o:p></p></div><div><p class=MsoNormal><o:p> </o:p></p></div><div><p class=MsoNormal>— John<o:p></o:p></p></div></div><p class=MsoNormal><o:p> </o:p></p><div><div><p class=MsoNormal>On Fri, 3 Jul 2020, 09:34 Laurence Barker, <<a href="mailto:laurence@nicklebyhouse.co.uk">laurence@nicklebyhouse.co.uk</a>> wrote:<o:p></o:p></p></div><blockquote style='border:none;border-left:solid #CCCCCC 1.0pt;padding:0cm 0cm 0cm 6.0pt;margin-left:4.8pt;margin-right:0cm'><p class=MsoNormal>***** High Performance Software Defined Radio Discussion List *****<br><br>Hi John<br><br>They don't fall over themselves to say how much those RFSoC devices cost. As<br>far as I know, it's quite a lot. My experiment published at SDRA2020 has a<br>ZU3EG ultrascale+ Zynq, and that's on a board that sells for $250 (and some<br>say as a loss leader). and the smallest RFSoC is 4 times bigger in gate<br>count, and very possibly 4 times the die area so much more expensive. They<br>seem to be pitched as high-end devices.<br><br>The clock rate is about 32x the 122.88MHz we use for HF SDR. Increased<br>averaging would have added about 2.5 bits resolution (you gain one bit per<br>4x sample rate change) so the 12 bit ADC devices would be up to around 14.5<br>bits equivalent performance. I've no idea what the noise levels are like.<br><br>So I have been very interested in these devices, but not managed to get my<br>fingers on one yet!<br><br><br><br><br><br>Laurence Barker G8NJJ<br><br><a href="mailto:laurence@nicklebyhouse.co.uk" target="_blank">laurence@nicklebyhouse.co.uk</a><br><br>-----Original Message-----<br>From: Hpsdr [mailto:<a href="mailto:hpsdr-bounces@lists.openhpsdr.org" target="_blank">hpsdr-bounces@lists.openhpsdr.org</a>] On Behalf Of John C.<br>Westmoreland, P.E.<br>Sent: 03 July 2020 07:02<br>To: HPSDR <<a href="mailto:hpsdr@openhpsdr.org" target="_blank">hpsdr@openhpsdr.org</a>><br>Subject: [hpsdr] Xilinx Zynq Ultrascale+ Includes RFSoC<br><br>***** High Performance Software Defined Radio Discussion List *****<br><br><br>_______________________________________________<br>HPSDR Discussion List<br>To post msg: <a href="mailto:hpsdr@openhpsdr.org" target="_blank">hpsdr@openhpsdr.org</a><br>Subscription help: <a href="http://lists.openhpsdr.org/listinfo.cgi/hpsdr-openhpsdr.org" target="_blank">http://lists.openhpsdr.org/listinfo.cgi/hpsdr-openhpsdr.org</a><br>HPSDR web page: <a href="http://openhpsdr.org" target="_blank">http://openhpsdr.org</a><br>Archives: <a href="http://lists.openhpsdr.org/pipermail/hpsdr-openhpsdr.org/" target="_blank">http://lists.openhpsdr.org/pipermail/hpsdr-openhpsdr.org/</a><o:p></o:p></p></blockquote></div></div></body></html>