I just uploaded the latest "test" code release for the new Mercury, Penelope and Ozy FPGAs for those of you that have been taking the Verilog class. Also did some general cleanup plus created a new cordic module which I will explain in detail in the next powerpoint lecture I just created. Kirk Weedman KD7IRS