[hpsdr] Call for Comments and Discussion - OzyII

[Larry Gadallah]

2009/7/21 Eric Blossom <eb at comsec.com>:
>
> With the current board stack there's pretty much no way to generate
> this much data given the low rate of the interconnect.  If the ADC,
> FPGA, and gigE are all on the same card, it starts to make sense.
>

This leads to an interesting question: How hard would it be to
retrofit an Ethernet PHY to a Mercury card and add the Ethernet
interface logic into the existing FPGA? Is there enough
space/horsepower available? Presumably, this would result in a
standalone Mercury card, and you could run a number in parallel if you
wanted to.

-- 
Larry Gadallah, VE6VQ/W7                          lgadallah AT gmail DOT com
PGP Sig: 917E DDB7 C911 9EC1 0CD9  C06B 06C4 835F 0BB8 7336

 1248635143.0