[hpsdr] OzyII schematic available for peer review

David McQuate mcquate at sonic.net
Sat May 22 23:12:16 PDT 2010


The description of U7 might be a little more informative--it's a 16Mbit 
serial Flash memory with 75MHz SPI bus interface.
Looks like Ozy II will be able to remember its FPGA contents!

I see jumpers (MSEL2,1,0) labeled as selecting one of four modes for 
programming the FPGA--AS, PS, FPP, & JTAG.  Which do you use?  and does 
that use an Altera USB-Blaster?


 1274595136.0


More information about the Hpsdr mailing list