[hpsdr] one Metis down...

[Joe Martin K5SO]

Hi Scotty and Phil,

Thanks very much for your replies and attempts to help me.

Scotty:  Pin 3 of J6 shows low (0V) on power up on the bad board;  
whereas it shows 3.3 V on the good Metis board on power up.

Phil:  Yes, I have tried putting Metis in Bootloader mode by placing  
J1 jumper and running HPSDRProgrammer in bootloader mode.  What  
happens is that I get an "erase timeout" error during the "device  
erase" process.

Yes, to both suggestions about the ByteBlaster approach.  I do have a  
clone ByteBlaster cable; it's a Terasic Blaster but to date I've never  
successfully used it on a JTAG port.  In truth, I only tried to do it  
once and failed initially...likely because I did something incorrectly  
in the Quartus Programmer, I suspect.   It's clearly time now that I  
learned how to use the Blaster cable, hihi.  I've always used the  
handy BinaryBlaster routines to update FPGAs until now.

I'll dig out the Terasic Blaster cable and see if I can program the  
FPGA directly using the JTAG port with it.

Thanks for the suggestions!

73,  Joe K5SO

On Feb 18, 2011, at 12:20 PM, Scott Cowling wrote:

> ***** High Performance Software Defined Radio Discussion List *****
>
> Hi Joe,
>
> It sounds like the FPGA is not getting programmed from the PROM.
>
> If you have a scope (actually a meter will work, as this signal will  
> be steady high or low) look at pin 3 of J6 (the SCONFIG header). If  
> it is low, the FPGA did not properly load. (It is the CONF_DONE pin  
> of the FPGA.)
>
> Do you have a byte blaster or one of the numerous equivalents? You  
> can tell pretty fast if you have a functional FPGA by connecting one  
> up to the JTAG port.
>
> 73,
> Scotty WA2DFI
>

> Hi Joe,
>
> Have you tried putting Metis in Bootloader mode? If you insert J1  
> then power the board the LEDs should indicate boot mode.
>
> If not then I suggest using your USB Blaster on the JTAG port to see  
> if you can find/load the FPGA.
>
> 73 Phil....VK6APH

 1298089291.0