[hpsdr] Iambic Keyer in Verilog

[Boris Njegic]

Hi all,
I am not familiar with Verilog but is it possible to implement Iambic keyer
like this in Metis? Would that resolve latency problem with CW?

Regards,
Boris
9A5ATY
-- 
BNJ
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.openhpsdr.org/pipermail/hpsdr-openhpsdr.org/attachments/20120407/6d450bf2/attachment-0002.htm>