Looks like the new routed fpga doesn't have enough timing margin. Experiment with a hairdryer and freeze spray, and/or retranslate it with tighter timing specs. Also this sensitivity to slot position could really be temperature. regards, Gerhard, dk4xp 1243868330.0